View AD8022_5657724.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. a information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. no license is granted by implication or otherwise under any patent or patent rights of analog devices. a AD8022 one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781/329-4700www.analog.com fax: 781/326-8703 ? analog devices, inc., 2002 dual high speed low noise op amps functional block diagram soic, msop 8 7 6 5 1 2 3 4 out1 ?n1 +in1 ? s +v s out2 ?n2 +in2 AD8022 + + features low power ampli?ers provide low noise and low distortion, ideal for xdsl modem receiver wide supply range: +5 v, 2.5 v to 12 v voltage supply low power consumption 4.0 ma/amp voltage feedback ease of use lower total noise (insignificant input current noise contribution compared to current feedback amps) low noise and distortion 2.5 nv/ hz voltage noise @ 100 khz 1.2 pa/ hz current noise mtpr < C66 dbc (g = +7) sfdr 110 db @ 200 khz high speed 130 mhz bandwidth (C3 db), g = +1 settling time to 0.1%, 68 ns 50 v/ s slew rate high output swing 10.1 v on 12 v supply low offset voltage, 1.5 mv typical applications receiver for adsl, vdsl, hdsl, and proprietary xdsl systems low noise instrumentation front end ultrasound preamp active filters 16-bit adc buffer product description the AD8022 consists of two low noise, high speed, voltage feedback ampli?rs. each amplifier consumes only 4.0 ma of quiescent current yet has only 2.5 nv/ hz of voltage noise. these dual ampli?rs provide wideband, low distortion performance, with high output current optimized for stability when driving ca- pacitive loads. manufactured on adi? high voltage generation of xfcb bipolar process, the AD8022 operates on a wide range of supply voltages. the AD8022 is available in both an 8-lead msop and an 8-lead soic package. fast overvoltage re covery and w ide bandwidth make the AD8022 ideal as the r eceive channel front end to an adsl, vdsl or proprietary xdsl transceiver de sign. in an xdsl line interface circuit, the AD8022? op amps can be configured as the differential receiver from the line transformer or as independent active filters. frequency ?hz 100 10 pa and nv/ hz en (nv/ hz) 100 1k 10k 100k 1m 10m 10 1 in (pa/ hz) figure 1. current and voltage noise vs. frequency
? rev. a AD8022?pecifications (@ 25 c, v s = 12 v, r l = 500 , g = +1, t min = ?0 c, t max = +85 c, unless otherwise noted.) parameter conditions min typ max unit dynamic performance ? db small signal bandwidth v out = 50 mv p-p 110 130 mhz bandwidth for 0.1 db flatness v out = 50 mv p-p 25 mhz large signal bandwidth 1 v out = 4 v p-p 4 mhz slew rate v out = 2 v p-p, g = +2 40 50 v/ m s rise and fall time v out = 2 v p-p, g = +2 30 ns settling time 0.1% v out = 2 v p-p 62 ns overdrive recovery time v out = 150% of max output voltage, g = +2 200 ns noise/distortion performance distortion v out = 2 v p-p second harmonic f c = 1 mhz ?5 dbc third harmonic f c = 1 mhz ?00 dbc multitone input power ratio 2 g = +7 differential 26 khz to 132 khz ?7.2 dbc 144 khz to 1.1 mhz ?6 dbc voltage noise (rti) f = 100 khz 2.5 nv/ hz input current noise f = 100 khz 1.2 pa/ hz dc performance input offset voltage ?.5 6mv t min to t max 7.25 mv input offset current 120 na input bias current 2.5 5.0 m a t min to t max 7.5 m a open-loop gain 72 db input characteristics input resistance (differential) 20 k w input capacitance 0.7 pf input common-mode voltage range ?1.25 to +11.75 v common-mode rejection ratio v cm = 3 v 98 db output characteristics output voltage swing r l = 500 w 10.1 v r l =2k w 10.6 v linear output current g = +1, r l = 150, dc error = 1% 55 ma short circuit output current 100 ma capacitive load drive r s = 0 w , <3 db of peaking 75 pf power supply operating range +4.5 13.0 v quiescent current 4.0 5.5 ma/amp t min to t max 6.1 ma/amp power supply rejection ratio v s = 5 v to 12 v 80 db operating temperature range ?0 +85 c notes 1 fpbw = slew rate/(2 p v peak ). 2 multitone testing performed with 800 mv rms across a 500 w load at points a and b on tpc 20. speci?ations subject to change without notice.
? rev. a (@ 25 c, v s = 2.5 v, r l = 500 , g = +1, t min = ?0 c, t max = +85 c, unless otherwise noted.) parameter conditions min typ max unit dynamic performance ? db small signal bandwidth v out = 50 mv p-p 100 120 mhz bandwidth for 0.1 db flatness v out = 50 mv p-p 22 mhz large signal bandwidth 1 v out = 3 v p-p 4 mhz slew rate v out = 2 v p-p, g = +2 30 42 v/ m s rise and fall time v out = 2 v p-p, g = +2 40 ns settling time 0.1% v out = 2 v p-p 75 ns overdrive recovery time v out = 150% of max output voltage, g = +2 225 ns noise/distortion performance distortion v out = 2 v p-p second harmonic f c = 1 mhz ?7.5 dbc third harmonic f c = 1 mhz ?4 dbc multitone input power ratio 2 g = +7 differential, v s = 6 v 26 khz to 132 khz ?9 dbc 144 khz to 1.1 mhz ?6.7 dbc voltage noise (rti) f = 100 khz 2.3 nv/ hz input current noise f = 100 khz 1 pa/ hz dc performance input offset voltage ?.8 5.0 mv t min to t max 6.25 mv input offset current 65 na input bias current 2.0 5.0 m a t min to t max 7.5 m a open-loop gain 64 db input characteristics input resistance (differential) 20 k w input capacitance 0.7 pf input common-mode voltage range ?.83 to +2.0 v common-mode rejection ratio v cm = 2.5 v v s = 5.0 v 98 db output characteristics output voltage swing r l = 500 w ?.38 to +1.48 v linear output current g = +1, r l = 100, dc error = 1% 32 ma short circuit output current 80 ma capacitive load drive r s = 0 w , <3 db of peaking 75 pf power supply operating range +4.5 13.0 v quiescent current 3.5 4.25 ma/amp t min to t max 4.4 ma/amp power supply rejection ratio d v s = 1 v 86 db operating temperature range ?0 +85 c notes 1 fpbw = slew rate/(2 p v peak ). 2 multitone testing performed with 800 mv rms across a 500 w load at points a and b on tpc 20. speci?ations subject to change without notice. specifications AD8022
AD8022 ? rev. a ordering guide temperature package package model range description option AD8022ar ?0 c to +85 c 8-lead plastic soic so-8 AD8022arm ?0 c to +85 c 8-lead msop rm-8 AD8022ar-eval evaluation board so-8 caution esd (electrostatic discharge) sensitive device. electrostatic charges as high as 4000 v readily accumulate on the human body and test equipment and can discharge without detection. although the AD8022 features proprietary esd protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. therefore, proper esd precautions are recommended to avoid performance degradation or loss of functionality. warning! esd sensitive device ambient temperature ? c 2.0 ?50 maximum power dissipation ? w 1.5 1.0 0.5 0 ?40 ?30 ?20 ?10 0 10 20 30 40 50 60 70 80 90 t j = 150 c 8-lead soic package 8-lead msop figure 2. plot of maximum power dissipation vs. temperature absolute maximum ratings 1 supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26.4 v internal power dissipation 2 small outline package (r) . . . . . . . . . . . . . . . . . . . . . 1.6 w msop package (rm) . . . . . . . . . . . . . . . . . . . . . . . . 1.2 w input voltage (common mode) . . . . . . . . . . . . . . . . . . . . v s differential input voltage . . . . . . . . . . . . . . . . . . . . . . . 0.8 v output short circuit duration . . . . . . . . . . . . . . . . . . . . . .o bserve power derating curves storage temperature range rm, r . . . . . . ?5 c to +125 c operating temperature range (a grade) . . . ?0 c to +85 c lead temperature range (soldering 10 sec) . . . . . . . . . 300 c notes 1 stresses above those listed under absolute maximum ratings may cause perma- nent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this speci?ation is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 speci?ation is for the device in free air: 8-lead soic package: q ja = 160 c/w. 8-lead msop package: q ja = 200 c/w. maximum power dissipation the maximum power that can be safely dissipated by the AD8022 is limited by the associated rise in junction temperature. the maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150 c. temporarily exceeding this limit ma y cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. exceeding a junction temperature of 175 c for an extended period can result in device failure. while the AD8022 is internally short circuit protected, this may not be suf?ient to guarantee that the maximum junction temperature (150 c) is not exceeded under all conditions. to ensure proper operation, it is necessary to observe the maximum power derat- ing curves.
AD8022 ? rev. a frequency ? mhz db 0.1 10 100 500 1 5 4 3 2 1 0 ?1 ?2 ?3 ?4 ?5 50 50 50 r f + r f = 402 r f = 0 r f = 715 v in v out tpc 1. frequency response vs. r f , g = +1, v s = 12 v, v in = 63 mv p-p frequency ? hz 0.4 100k db 0.3 0.2 0.1 0 ?0.1 ?0.2 ?0.3 ?0.4 ?0.5 ?0.6 1m 10m 100m g = +2 r l = 500 12v 5.0v 2.5v tpc 2. fine-scale gain flatness vs. frequency, g = +2 frequency ? hz 0.4 100k db 0.3 0.2 0.1 0 ?0.1 ?0.2 ?0.3 ?0.4 ?0.5 ?0.6 1m 10m 100m g = +1 r l = 500 12v 5.0v 2.5v tpc 3. fine-scale gain flatness vs. frequency, g = +1 frequency ? mhz 5 4 3 2 1 0 ?1 ?2 ?3 ?4 ?5 110 100 500 v in = 0.05v p-p v in = 0.2v p-p v in = 0.4v p-p v in = 0.8v p-p v in = 2v p-p v in v out 50 56.2 453 402 + 0.1 db tpc 4. frequency response vs. signal level, v s = 12 v, g = +1 frequency ? khz frequency response ? db 0.1 10 100 500 1 0pf 30pf 50pf 5 4 3 2 1 0 ?1 ?2 ?3 ?4 ?5 50 715 715 c l r s 56.2 453 + v in v out tpc 5. frequency response vs. capacitive load, c l = 0 pf, 30 pf, and 50 pf, r s = 0 w supply voltage ? v 140 0 014 2 frequency ? mhz 4681012 120 80 60 40 20 100 g = +1, r f = 402 g = +2, r f = 715 tpc 6. bandwidth vs. supply, r l = 500 w , v in = 200 mv p-p t ypical performance characteristics
AD8022 ? rev. a frequency ? hz gain ? db 5k ?10 10k 100k 1m 10m 100m 500m 0 10 20 30 40 50 60 70 80 tpc 7. open-loop gain frequency ? hz phase ? degrees 5k 180 0 ?180 10k 100k 1m 10m 100m 500m tpc 8. open-loop phase 100 90 10 0% input output tpc 9. noninverting small signal pulse response, r l = 500 w , v s = 12 v, g = +1, r f = 0 100 90 10 0% input output tpc 10. noninverting small signal pulse response, r l = 500 w , v s = 2.5 v, g = +1, r f = 0 100 90 10 0% input output tpc 11. noninverting large signal pulse response, r l = 500 w , v s = 12 v, g = +1, r f = 0 100 90 10 0% input output tpc 12. noninverting large signal pulse response, r l = 500 w , v s = 2.5v, g = +1, r f = 0
AD8022 ? rev. a time ? ns 0.4 settling error ? % 0 0.3 0.2 0.1 0 ?0.1 ?0.2 ?0.3 ?0.4 40 60 80 100 120 20 +0.1% ?0.1% tpc 13. settling time to 0.1%, v s = 12 v, step size = 2 v p-p, g = +2, r l = 500 w time ? ns 0.4 settling error ? % 0 0.3 0.2 0.1 0 ?0.1 ?0.2 ?0.3 ?0.4 40 60 80 100 120 20 +0.1% ?0.1% tpc 14. settling time to 0.1%, v s = 2.5 v, step size = 2 v p-p, g = +2, r l = 500 w supply voltage ? v 70 2.5 slew rate ? v/ s 60 50 40 30 20 10 0 4.5 6.5 8.5 10.5 12.5 negative edge positive edge tpc 15. slew rate vs. supply voltage, g = +2 frequency ? hz harmonic distortion ? db ?60 ?70 ?80 ?90 ?100 10k 100k 1m 1k ?110 ?120 ?130 ?50 2nd 3rd 10m tpc 16. distortion vs. frequency, v s = 12 v, r l = 500 w , r f = 0 w , v out = 2 v p-p, g = +1 frequency ? hz harmonic distortion ? db ?60 ?70 ?80 ?90 ?100 10k 100k 1m 1k ?110 ?120 ?130 ?50 2nd 3rd 10m tpc 17. distortion vs. frequency, v s = 2.5 v, r l = 500 w , r f = 0 w , v out = 2 v p-p, g = +1 output voltage ? v p-p ?20 0 harmonic distortion ? dbc ?30 ?40 ?50 ?60 ?70 ?80 ?90 ?100 ?120 5101520 3rd 2nd tpc 18. distortion vs. output voltage, v s = 12 v, g = +2, f = 1 mhz, r l = 500 w , r f = 715 w
AD8022 ? rev. a output voltage ? v p-p 0 0 harmonic distortion ? dbc ?20 ?40 ?60 ?80 ?100 ?120 1.0 1.5 2.0 3.0 0.5 2.5 3rd 2nd tpc 19. distortion vs. output voltage, v s = 2.5 v, g = +1, f = 1 mhz, r l = 500 w , r f = 0 w 250 715 715 500 +v ?v AD8022 1/2 AD8022 1/2 tpc 20. multitone power ratio test circuit frequency ? khz 549.3 550.3 551.3 552.3 553.3 554.3 555.3 556.3 557.3 558.3 559.3 10db/div ?66.0dbc tpc 21. multitone power ratio: v s = 12 v, r l = 500 w , full rate adsl (dmt), down stream frequency ? khz 102.4 103.4 104.4 105.4 106.4 107.4 108.4 109.4 110.4 111.4 112.4 10db/div ?67.2dbc tpc 22. multitone power ratio: v s = 12 v, r l = 500 w , full rate adsl (dmt), upstream frequency ? khz 549.3 550.3 551.3 552.3 553.3 554.3 555.3 556.3 557.3 558.3 559.3 10db/div ?66.7dbc tpc 23. multitone power ratio: v s = 6 v, r l = 500 w , full rate adsl (dmt), downstream frequency ? khz 102.4 103.4 104.4 105.4 106.4 107.4 108.4 109.4 110.4 111.4 112.4 10db/div ?69.0dbc tpc 24. multitone power ratio: v s = 6 v, r l = 500 w , full rate adsl (dmt), upstream
AD8022 ? rev. a temperature ? c 0 ?60 voltage offset ? mv ?0.5 ?1.0 ?1.5 ?2.0 ?2.5 20 ?40 ?20 0 40 60 80 100 120 140 side b v s = +12v side a side a side b v s = 2.5v tpc 25. voltage offset vs. temperature temperature ? c ?60 4.5 bias current ? a 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 ?40 ?20 0 20 40 60 80 100 120 140 v s = 12v v s = 2.5v tpc 26. bias current vs. temperature 4 3 2 1 0 ?1 ?2 ?3 ?4 ?12.5 ?10.0 ?7.5 ?5.0 ?2.5 0 2.5 5.0 7.5 10.0 12.5 v cm ? v v os ? mv v s = 12v v s = 2.5v 1k 500 v out v in 1k 1k 1k tpc 27. voltage offset vs. input common-mode voltage frequency ? hz ?50 1k cmrr ? db ?60 ?70 ?80 ?90 ?100 10k 100k 1m 1k 56.7 50 1k 1k 1k tpc 28. cmrr vs. frequency temperature ? c 8.5 8.0 5.0 ?50 150 0 supply current ? total ma 50 100 7.0 6.5 6.0 5.5 7.5 v s = 12v v s = 2.5v tpc 29. total supply current vs. temperature frequency ? hz 0 10k power supply rejection ? db ?10 ?20 ?30 ?40 ?50 ?60 ?70 ?80 ?90 ?100 100k 1m 10m 100m ?psrr +psrr tpc 30. power supply rejection vs. frequency, v s = 12 v
AD8022 ?0 rev. a frequency ? hz 0 10k power supply rejection ? db ?10 ?20 ?30 ?40 ?50 ?60 ?70 ?80 ?90 ?100 100k 1m 10m 100m ?psrr +psrr tpc 31. power supply rejection vs. frequency, v s = 2.5 v frequency ? hz 0 crosstalk ? db ?10 ?20 ?30 ?40 ?50 ?60 ?70 ?80 ?90 ?100 1m 10m 100m 100k side a out side b out tpc 32. output-to-output crosstalk vs. frequency, v s = 12 v frequency ? hz 0 crosstalk ? db ?10 ?20 ?30 ?40 ?50 ?60 ?70 ?80 ?90 ?100 1m 10m 100m 100k side a out side b out tpc 33. output-to-output crosstalk vs. frequency, v s = 2.5 v frequency ? hz output impedance ? 100 31.6 10 3.16 1 0.316 0.1 0.0316 1m 10m 100m 500m 100k 30k tpc 34. output impedance vs. frequency, v s = 12 v
AD8022 ?1 rev. a theory of operation the AD8022 is a voltage-feedback op amp designed especially for adsl or other applications requiring very low voltage and current noise along with low supply current, low distortion, and ease of use. t he AD8022 is fabricated on analog devices?proprietary extra- fast complementary bipolar (xfcb) process, which enables t he construction of pnp and npn transistors with similar fts in t he 4 ghz region. the process is dielectrically isolated to eliminate the para sitic and latch-up problems caused by junction isola tion. these features enable the construction of high frequency, low dis tortion ampli?rs with low supply currents. 7.5pf 15 15 +v s ?v s output +in ?in 600 a figure 3. simpli?d schematic as shown in figure 3, the AD8022 input stage consists of an npn differential pair in which each transistor operates a 300 m a collector current. this gives the input devices a high transconduc- t ance and hence gives the AD8022 low-input noise of 2.5 nv/ hz @ 1 00 khz. the input stage drives a folded cascode that consists of a pair of pnp transistors. these pnp? then drive a current mirror that provides a differential input to single-ended-out- put conversion. the output stage provides a high current gain of 10,000, so that the AD8022 can maintain a high dc open- loo p gain, even into low load impedances. applications the low noise AD8022 dual xdsl receiver ampli?r is spe ci? c ally designed for the dual differential receiver ampli?r function within xdsl transceiver hybrids, as well as other low noise am pli?r applications. the AD8022 may be used in receiving modulated signals including discrete multitone (dmt) on either end of the subscriber loop. communication systems designers can be challenged when designing an xdsl modem trans ceiver hybrid capable of receiving the smallest signals embedded in noise that inherently exists on twisted pair phone lines. noise sources include near end crosstalk (next), far end crosstalk (fext), background, and impulse noise, all of which are fed, to some degree, into the receiver front end. based on a bellcore noise survey, the background noise level for typical twisted pair tele- phone loops is said to be ?40 dbm/ hz or 31 nv/ hz . it is therefore important to minimize the noise added by the receiver ampli?rs in order to preserve as much signal-to-noise ratio (snr) as possible. with careful transceiver hybrid design using the AD8022 dual low noise receiver ampli?r, m aintaining power density levels lower than ?40 dbm/ hz in adsl modems is easily achieved. dmt modulation and multitone power ratio (mtpr) adsl systems rely on discrete multitone dmt modulation to carry digital data over phone lines. dmt modulation appears in the frequency domain as power contained in several individual f requency subbands, sometimes referred to as tones or bins, each of which is uniformly separated in frequency. (see tpcs 21, 22, 23, and 24 for mtpr results while the AD8022 receives dmt driving 800 mv rms ac ross 500 w differential load.) a uniquely encoded quadrature amplitude modulation (qam) signal occurs at the center frequency of each subband or tone. dif?ulties will exist when decoding these subbands if a qam signal from one subband is corrupted by the qam signal(s) from other subbands, regardless of whether the corruption comes from an adjacent subband or harmonics of other subbands. con ven- tional methods of expressing the output signal integrity of line receivers, such as spuriou s-free dynamic range (sfdr), single tone harmonic distortion or thd, two-tone intermodulation distortion (imd), and third order intercept (ip3), become signi?antly less meaningful when ampli?rs are required to process dmt and other heavily modulated waveforms. a typ ical xdsl downstream dmt signal may contain as many as 256 carriers (subbands or tones) of qam signals. mtpr is the rela- tive difference between the measured power in a typical su bband (at one tone or carrier) versus the power at another subband speci?ally selected to contain no qam data. in other words, a selected subband (or tone) remains open or void of intentional power (without a qam signal) yielding an empty frequency bin. mtpr, sometimes referred to as the ?mpty bin test,?is typically expressed in dbc, sim ilar to expressing the relative dif- ference between single tone fundamentals and second or third harmonic distortion components. measurements of mtpr are typically made at the output of the receiver directly across the differential load. other components aside, the receiver function of an adsl transceiver hybrid will be affected by the turns ratio of the selected tr ansformers within the hybrid design. since a transformer reflects the secondary voltage back to the primary side by the inverse of the turns ratio, 1/n, increasing the turns ratio on the secondary side reduces the voltage across the pri- mary side inputs of the differential receiver. increasing the turns ratio of the transf ormers may inadvertently cause a reduction of the snr by reducing the received signal strength.
AD8022 ?2 rev. a channel capacity and snr the ef?iency of an adsl system in delivering the digital data embedded in the dmt signals can be compromised when the noise power of the transmission system increases. the graph be low shows the relationship b etween snr and the relative maxi- mum number of bits per tone or subband while maintaining a bit error rate at 1e-7 errors per second. bits/tone 60.00 0 snr ? db 50.00 40.00 30.00 20.00 10.00 0.00 51015 figure 4. adsl dmt snr vs. bits/tone generating dmt at this time, dmt modulated waveforms are not typically menu selectable items contained within arbitrary waveform gen- erators (awg). awgs that are available today may not deliver dmt signals suf?ient in performance with regard to mtpr due to limitations in the d/a converters and output amplifiers used by awg manufacturers. similar to evaluating single tone distortion performance of an ampli?r, mtpr evaluation requires a dmt signal generator capable of delivering mtpr performance better than that of the driver under evaluation. generating dmt signals can be accomplished using a tektronics awg 2021 equipped with opt 4, (12-bit/24-bit, ttl digital data out), digitally coupled to analog devices ad9754, a 14-bit txdac, buffered by an ad8002 ampli?r con?ured as a differential driver. see figure 5 for schematics of a circuit used to generate dmt signals that can achieve down to ?0 dbc of mtpr performance, suf?ient for use in evaluating xdsl receivers. wfm ?es are needed to produce the necessary digital data required to drive the txdac from the optional ttl digital data output of the tek awg2021. copies of .wfm ?es for upstream and downstream dmt waveforms with a peak-to- average ratio (crest factor) of ~5.3 can be obtained through the analog devices website: http://products.analog.com/products/info.asp?product=AD8022. upstream data is contained in the ...24.wfm ?es and downstream data in the ...128.wfm ?es. these dmt modulated signals are used to evaluate xdsl products for multitone power ratio or mtpr performance. the data ?es are used in pairs (e.g., adslu24.wfm and adsll24.wfm go together) and are loaded into tektronics awg2021 arbitrary waveform generator. the adslu24.wfm is loaded via the tek awg2021 floppy drive into channel 1, while the adsll24.wfm is simultaneously loaded into channel 2. the number in the ?e name, pre?ed with ?, goes into ch1 or upper channel and the ??goes into ch2 or the lower channel. twelve bits from channel ch1 are combined with two bits from ch2 to achieve 14-bit digital data at the digital outputs of the tek 2021. the resulting wave forms pro- duced at the ad9754-eb outputs are then buffered and ampli?d by the ad8002 differential driver to achieve 14-bit performance from this dmt signal source. power supply and decoupling the AD8022 should be powered with a good quality (i.e., low noise) dual supply of 12 v for the best overall performance. the AD8022 circuit will also function at voltages lower than 12 v. careful attention must be paid to decoupling the power s upply pins. a pair of 10 m f capacitors located in near proximity to the ad 8022 is required to provide good decoupling for lower frequency signals. in addition, 0.1 m f decoupling capacitors should be located as close to each of the power supply pins as is physically possible.
AD8022 ?3 rev. a 10 9 8 765432 1 r4 10 9 8 7 6 5 4 3 2 1 r7 dvdd 10 9 8 7 6 5 4 3 2 1 r3 10 9 8 765432 1 dvdd r6 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 p1 10 9 8 7 6 5 4 3 2 1 r5 dvdd 10 9 8 7 6 5 4 3 2 1 r1 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 c19 c1 c2 c25 c26 c27 c28 c29 16 pindip res pk 16 15 14 13 12 11 10 1 2 3 4 5 6 7 c30 c31 c32 c33 c34 c35 c36 16 pindip res pk 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 db13 db12 db11 db10 db9 db8 db7 db6 db5 db4 db3 db2 db1 db0 clock dvdd dcom nc avdd comp2 i outa acom comp1 fs adj refio reflo sleep u1 ad9754 i outb avdd ct1 a 1 a r15 49.9 clk jp1 ab 3 2 1 j1 tp1 extclk c7 1 f c8 0.1 f avdd a c9 0.1 f tp8 2 avdd tp11 c11 0.1 f tp10 tp9 r16 2k tp14 jp4 c10 0.1 f out 1 out 2 tp13 r17 49.9 pdin j2 a a a avdd 3 jp2 tp12 tp7 a c6 10 f avcc b6 tp6 a c5 10 f avee b5 tp19 a agnd b4 tp18 tp5 c4 10 f tp4 avdd b3 tp2 dgnd b2 c3 10 f tp3 dvdd b1 j3 c12 22pf a j4 c13 22pf 98765432 1 r2 10 10 9 8 765432 1 dvdd r8 out2 out1 a r 20k 49.9 a 49.9 a 10k a 10k a 1 f 1 f ad8002 a avcc 249 a 0.1 f ad8002 a avee a 0.1 f 226 750 750 249 differential dmt outputs to tek awg 2021 figure 5. dmt signal generator schematic
AD8022 ?4 rev. a evaluation boards the evaluation board schematic of figure 8 is our standard dual soic noninverting evaluation circuit, offering the ability to evalu- ate the AD8022 in typical op amp circuits, available from a nalog devices inc. in addition, the AD8022 receiver function may be added to on our adsl eval boards. the ad8016arb-eval, the ad8016arp-eval, ad8017ar-eval, and ad8018aru- eval boards are available through analog devices. these platforms provide the capability to fully evaluate the analog devices adsl transceiver hybrid. all of the adsl evaluation boards mentioned above can accommodate the evaluation of the AD8022 as a receiver ampli?r when installed in the u2 location. the receiver circuit on these boards is typically unpopulated. requesting samples of the AD8022 along with the eval board of your choice will provide the capability to evaluate the AD8022 along with many other analog devices adsl line driver prod- ucts in a typical transceiver circuit. the evaluation circuits have been designed to replicate the cpe or co side analog transceiver hybrid circuits. t he adsl eval circuits mentioned above are designed using a two transformer transceiver topology, including a line receiver, line d river, line matching network, an rj11 jack for interfacing to line simulators, and transformer-coupled inputs for single-to- d ifferential input conversion. AD8022 AD8022 12v 249 1% 249 1% 1 8 3 2 7 4 6 5 422 1% 0.1 f 50v 5% npo 8200pf 10% 8200pf 10% 6800pf 5% npo 243 1% 191 1% 0.1 f 16v 10% x7r 243 1% 191 1% 6800pf 5% npo +v in signal c m level ?v in common mode voltage +v 0 ?v 0 figure 6. differential input sallen-key filter using AD8022 on single supply, +12 v layout considerations as is the case with all ?igh speed?ampli?rs, careful attention to printed circuit board layout details will prevent associated board parasitics from becoming problematic. proper rf design technique is mandatory. the pcb should have a ground plane covering all unused portions of the component side of the board to provide a low-impedance return path. removing the ground plane from the area near the input signal lines will reduce stray capacitance. c hip capacitors should be used for the supply bypassing. one end of the capaci tor should be conn ected to the ground plane and the other no m ore than 1/8 inch away from each supply pin. an additional l arge ( 0.47 m f to 10 m f) tantalum capacitor should be c onnected in parallel, although not necessarily as close, in order to supply current for fast, large signal changes at the AD8022 output. signal lines connecting the feedback and gain resis- tors should be as short as possible, minimizing the inductance and stray capacitance associated with these traces. locate ter- mination r esistors and loads as close as possible to the input(s) and output respectively. adhere to stripline design techniques for long s ignal traces (greater than about 1 inch). following these generic guidelines will improve the performance of the AD8022 in all applications. frequency ? hz 10k ?47.5 100k 1m 10m ?42.5 ?37.5 ?32.5 ?27.5 ?22.5 ?17.5 ?12.5 ?7.5 ?2.5 2.5 7.5 db figure 7. frequency response of sallen-key filter
AD8022 ?5 rev. a +v s c3 0.01 f c4 0.01 f c1 10 f c2 10 f ?v s bypassing AD8022 r g 715 r f 715 r c 0 r o 0 49.9 j3 j4 499 amp #2 g = 2 AD8022 r g 715 r f 715 r c 0 r o 0 r t 49.9 j1 j2 499 amp #1 g = 2 +v s ?v s figure 8. evaluation board schematic
AD8022 rev. a c01053??/02(a) printed in u.s.a. ?6 outline dimensions 8-lead standard small outline package [soic] narrow body (r-8) dimensions shown in millimeters and (inches) 0.25 (0.0098) 0.19 (0.0075) 1.27 (0.0500) 0.41 (0.0160) 0.50 (0.0196) 0.25 (0.0099) 45 8 0 1.75 (0.0688) 1.35 (0.0532) seating plane 0.25 (0.0098) 0.10 (0.0040) 85 4 1 5.00 (0.1968) 4.80 (0.1890) 4.00 (0.1574) 3.80 (0.1497) 1.27 (0.0500) bsc 6.20 (0.2440) 5.80 (0.2284) 0.51 (0.0201) 0.33 (0.0130) coplanarity 0.10 controlling dimensions are in millimeters; inch dimensions (in parentheses) are rounded-off millimeter equivalents for reference only and are not appropriate for use in design compliant to jedec standards ms-012aa 8-lead msop package [msop] (rm-8) dimensions shown in millimeters 0.23 0.08 0.80 0.40 8 0 85 4 1 4.90 bsc pin 1 0.65 bsc 3.00 bsc seating plane 0.15 0.00 0.38 0.22 1.10 max 3.00 bsc compliant to jedec standards mo-187aa coplanarity 0.10 revision history location page 9/02?ata sheet changed from rev. 0 to rev. a. changes to features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 changes to applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 changes to product description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 changes to functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 changes to figure 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 changes to specifications table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 edits to tpcs 1, 2, 3, 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 new tpcs 7, 8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 edits to tpcs 16, 17, 18 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 edits to tpc 19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 edits to tpc 28 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 edits to figure 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 edits to figure 6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 updated outline dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

▲Up To Search▲

Price & Availability of AD8022

	To Download AD8022 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .